Lecture 4 - Computer Architecture PDF
Document Details
Uploaded by TopNotchAspen
Dr. Elmahdy Maree
Tags
Related
- Computer Organization and Architecture PDF
- (The Morgan Kaufmann Series in Computer Architecture and Design) David A. Patterson, John L. Hennessy - Computer Organization and Design RISC-V Edition_ The Hardware Software Interface-Morgan Kaufmann-102-258-pages-4.pdf
- 3.3 Multiplication PDF
- Computer Systems Architecture II - December 2021 Final Exam PDF
- Lecture 5 - Data Representation 2 (1) PDF
- Computer Organization and Architecture PDF
Summary
This document is a lecture on Computer Architecture, focusing on multiplication methods. It includes diagrams and examples for easier understanding. The lecture is part of a computer science course.
Full Transcript
Computer Science Dep. MET 2024-2025 CS 311 Computer Architecture 2024/2025 Lecture 4 Assis. Prof. Dr. Elmahdy Maree CH 1: Digital Building Blocks (Registers, Counters,.) A Top-Level View of Computer Function an...
Computer Science Dep. MET 2024-2025 CS 311 Computer Architecture 2024/2025 Lecture 4 Assis. Prof. Dr. Elmahdy Maree CH 1: Digital Building Blocks (Registers, Counters,.) A Top-Level View of Computer Function and Interconnection Lecture 3: Comp. Org. and Arch. Computer Components: Top-Level View IAS stands for Princeton Institute for Advanced Studies. (Von Neumann) CH 2: Digital Building Blocks Digital Building Blocks ALU Dsign Lecture 4: Comp. Arch. and Org. CH 2: ALU Design Multiplication 1. Unsigned Multiplication Fast Multiplication Multiplication with Shifter 2. Signed Multiplication Lecture 4: Comp. Architecture. CH 2: ALU Design Multiplication Unsigned Multiplication UNSIGNED INTEGERS the following figure illustrates the multiplication of unsigned binary integers, as might be carried out using paper and pencil. Several important observations can be made: Lecture 4: Comp. Architecture. CH 2: ALU Design Multiplication Unsigned Binary Multiplication (Fast Multiplier) Unsigned Binary Multiplication with Array of Full Adder Lecture 4: Comp. Architecture. CH 2: ALU Design Multiplication Unsigned Multiplication with Shifter Example: Multiply 11*13 using unsigned multiplication with shifter. Q0 Q0 Q0 Q0 Lecture 4: Comp. Architecture. CH 2: ALU Design Multiplication Unsigned Multiplication with Shifter Flowchart for Unsigned Binary Multiplication with Shifter Lecture 4: Comp. Architecture. CH 2: ALU Design Multiplication Unsigned Multiplication with Shifter Hardware Implementation of Unsigned Binary Multiplication with Shifter Lecture 4: Comp. Architecture. CH 2: ALU Design Multiplication Signed Binary Multiplication TWOS COMPLEMENT MULTIPLICATION Booth’s Algorithm Booth’s Algorithm for Twos Complement Multiplication Lecture 4: Comp. Architecture. CH 2: ALU Design Multiplication Signed Binary Multiplication 7 Example: Multiply 7*3 using Booth’s Algorithm. -7 Arithmetic Shift Arithmetic Shift Arithmetic Shift Arithmetic Shift Lecture 4: Comp. Architecture. THANK YOU
