Recent Lessons

Show all results for ""

Feature Overview

Ace your exams with our all-in-one platform for creating and sharing quizzes and tests.

Free Tools

Explore our collection of AI-powered tools designed to boost your productivity.

Flashcards

Automatically turn your notes into digital flashcards.

Share, Export & Embed

Share with classmates or export to Excel and your learning management system.

Stats & Reporting

Auto-grading quizzes and tests with detailed stats and reports.

Mobile Apps

The smarter way to study – wherever you are.

Pricing Schools Business

Features Free Tools Pricing Schools Business

16 Questions

0 Views

Basic Cache Coherence

Choose a study mode

Play Quiz

Study Flashcards

Spaced Repetition

Chat to Lesson

Podcast

Play an AI-generated podcast conversation about this lesson

Questions and Answers

Draw FSM for Write-Through Cache. True if correct, False if not.

True (A)

Draw FSM for MSI. True if correct, False if not.

True (A)

Draw FSM for MESI. True if correct, False if not.

True (A)

Draw FSM for MOESI. True if correct, False if not.

True (A) Signup and view all the answers

Draw FSM for Dragon Protocol. True if Correct, False if not.

True (A) Signup and view all the answers

Name the four types of misses.

Cold: Address X has never been accessed Capacity: Address X used to be in the cache, but was evicted because the cache was full Conflict: Address X used to be in the cache, but was evicted because set was full Coherence: Address X used to be in the cache, but was invalidated by another cache’s write. (And would otherwise would not be evicted.) Signup and view all the answers

Define Intervention

downgrade ending in Shared state Signup and view all the answers

Define Invalidation

downgrade ending in Invalid state Signup and view all the answers

define Upgrade

Moving states from more restrictive to less restrictive (S -> M) Signup and view all the answers

Do Problem 1 in HW2. True if correct, false if not.

True (A) Signup and view all the answers

Define Downgrade

Moving states from less restrictive to more restrictive (M -> S) Signup and view all the answers

Define Arbitration

The first phase of a bus transaction (other two being command and data transfer), where an arbiter determines which processor/cache is allowed to use the bus for a bus transaction. Signup and view all the answers

Define Clean Sharing.

If a block is shared amongst multiple caches, it means that the value has to be clean (the same one in main memory) Signup and view all the answers

Define Dirty Sharing:

If a block is shared amongst multiple caches, the value doesn’t necessarily need to be clean. Signup and view all the answers

Define Snoop

When a transaction is posted on the bus, each cache can recognize what type of transaction is on the bus using a snooper. Signup and view all the answers

Define Snoop Response.

The cache may have to respond back to the snooped transaction depending on the type of transaction and the availability of the cache block in that cache. Signup and view all the answers