ARM CPU Operating State and Instruction Examples Quiz
17 Questions
1 Views

Choose a study mode

Play Quiz
Study Flashcards
Spaced Repetition
Chat to lesson

Podcast

Play an AI-generated podcast conversation about this lesson

Questions and Answers

What memory type is slower than on-chip memory such as M1 and M2 cache?

  • Flash
  • ROM
  • SRAM (correct)
  • RAM
  • For high-performance CPUs like x86, what technique is used to make main memory look faster at a low cost?

  • Using caches (small fast RAM) (correct)
  • Increasing flash ROM bandwidth
  • Adding prefetch buffer to flash memory
  • Putting memory on-chip with CPU
  • Which CPU design places memory on-chip with the CPU for low-performance CPUs like ARM-Cortex?

  • x86
  • SPARC
  • ARM (correct)
  • MIPS
  • Which type of instructions re-encode some into fewer bits, reducing program memory size and bandwidth requirements?

    <p>16-bit instructions</p> Signup and view all the answers

    What was introduced in 2003 as an enhancement to ARM's Thumb-1 instruction set?

    <p>Thumb-2: Adds some 32-bit instructions, faster, low memory overhead.</p> Signup and view all the answers

    What are the 3 basic types of MIPS instructions?

    <p>Register type, Immediate type, Jump type</p> Signup and view all the answers

    Which architecture supports ARM T32 and Thumb-2 instructions?

    <p>ARM-Cortex M3</p> Signup and view all the answers

    What does Moore's Law suggest?

    <p>It is easier to speed up the CPU than the memory.</p> Signup and view all the answers

    What is the unique feature of Thumb-2 instructions for ARM architecture?

    <p>Reduced code size</p> Signup and view all the answers

    Which of the following is NOT a basic element of ARM specifications for an instruction?

    <p>Memory address</p> Signup and view all the answers

    What does Moore's Law revisited state about the relationship between CPU and memory speed?

    <p>It is easier to speed up memory than the CPU.</p> Signup and view all the answers

    In ARM CPUs, what does the PSR T-bit control?

    <p>The operating state (Thumb state or ARM state)</p> Signup and view all the answers

    How is Thumb state indicated in ARM CPUs?

    <p>By the least significant bit (LSB) of the program counter being 1</p> Signup and view all the answers

    How does the CPU Control Unit determine if an instruction is 16 or 32 bits long?

    <p>By examining the value of bits[15:11] of the instruction</p> Signup and view all the answers

    Which of the following values indicate a 32-bit instruction in ARM CPUs?

    <p>0b11111</p> Signup and view all the answers

    What does Moore's Law refer to in computer science and engineering?

    <p>A principle stating that CPU performance doubles every two years</p> Signup and view all the answers

    In ARM CPUs, what determines whether an instruction is executed in Thumb state or ARM state?

    <p>The value of the T-bit in the PSR</p> Signup and view all the answers

    More Like This

    CPU Architecture (OBJ. 3.4)
    31 questions
    Arm Bones Overview
    7 questions

    Arm Bones Overview

    BeneficialThermodynamics avatar
    BeneficialThermodynamics
    Anterior and Posterior Arm Muscles Quiz
    6 questions
    Use Quizgecko on...
    Browser
    Browser