Addressing Modes and Memory Segmentation

Choose a study mode

Play Quiz
Study Flashcards
Spaced Repetition
Chat to Lesson

Podcast

Play an AI-generated podcast conversation about this lesson

Questions and Answers

In stack memory-addressing modes, which register's content is used to determine the location for the low-order 8 bits?

  • CS
  • DS
  • SP (correct)
  • AX

In the instruction MOV AX, 2020H, what is the data memory addressing mode used and how many bits of information was moved?

  • Direct Addressing Mode; 8 bits
  • Immediate Addressing Mode; 8 bits
  • Immediate Addressing Mode; 16 bits (correct)
  • Direct Addressing Mode; 16 bits

The descriptor describes all of the following in the memory segment except

  • Location
  • Size
  • Boundaries (correct)
  • Access Rights

The addressing mode, where you directly specify the operand value is _____

<p>Immediate Mode</p> Signup and view all the answers

_______ is a jump to any memory location within the entire memory system

<p>Intersegment Jump</p> Signup and view all the answers

Determine the memory location addressed by the following real mode Core2 register combinations: Ds = 1A00H and ECX = 00002000H

<p>0001C000H</p> Signup and view all the answers

Suppose that DS = 1000H, SS = 2000H, BP = 1000H and DI = 0100H. Assuming real mode operation, determine the memory address accessed by the instruction MOV AL,[BP+DI]

<p>21100H</p> Signup and view all the answers

The addressing mode in which the effective address of the memory location is visibly part of the instruction.

<p>Direct Mode (C)</p> Signup and view all the answers

This is an example of register Indirect Addressing Mode

<p>“MOV AX, [BX]” (D)</p> Signup and view all the answers

. Memory Locations 00390H through 00393H contain, respectively 9A, 76, 65, and 1F. What does AX contain after instruction? (Assume that DS = 0030H and SI = 0090H and BP = 0002H) a. MOV AX,[SI] b. MOV AX,[SI+1] c. MOV AX,[SI][BP]

<p>769AH 6576H 1F65H</p> Signup and view all the answers

Which one selects the descriptor from a descriptor table?

<p>The selector (C)</p> Signup and view all the answers

"Given CS = 2000H and IP= 1000H, Find the memory address of the next instruction executed by the microprocessor."

<p>21000H (A)</p> Signup and view all the answers

Code a descriptor that describes a memory segment that begins at location AB208000H and ends at location AC20AFFFH. The memory segment is a data segment that grows upward and can be written. The instruction used is a 32-bit size. it is assumed that the privilege level of the segment was set at 2nd highest and that the segment has not been accessed.

<p>0= 02 1= 10 2= 00 3= 80 4= 20 5= B2 6= D0 7= AB</p> Signup and view all the answers

If a descriptor has Base = 23000000H, Limit = 012FFH and G =1, the described segment ends at

<p>242FFFFFH (C)</p> Signup and view all the answers

In Real Mode, a memory segment that begins at 10000H will end at"

<p>1FFFFH (A)</p> Signup and view all the answers

The DOS operating system requires the microprocessor to operate in ________ mode.

<p>real (A)</p> Signup and view all the answers

In protected mode memory, protection implemented by restricting access to memory segments through

<p>(d)both a and b (D)</p> Signup and view all the answers

TI=0 indicates that TI is __________.

<p>A global descriptor table (D)</p> Signup and view all the answers

It selects any location within the 64K byte memory segment.

<p>offset address (C)</p> Signup and view all the answers

32-bit microprocessors operating in protected mode could address up to ______ of memory

<p>4GB (C)</p> Signup and view all the answers

To form a physical memory address, appropriate segment register contents are"

<p>all the choices (B)</p> Signup and view all the answers

"CS contains 2001H and IP contains 007CH, which physical memory location is accessed for the next instruction?"

<p>2008CH (D)</p> Signup and view all the answers

For the 80286-Core processors, the protected mode memory exists at locations"

<p>000000H-FFFFFFH (A)</p> Signup and view all the answers

"The instruction, MOV AX,[BX] is an example of

<p>register indirect addressing mode (D)</p> Signup and view all the answers

The physical address accessed by segment:offset combination A359:B3FD

<p>AE98D (D)</p> Signup and view all the answers

Which register contains the location where the next instruction in the code segment should be fetched?

<p>IP (C)</p> Signup and view all the answers

80286 could be operated in protected mode but with only have _____ for address bus

<p>24-bit (B)</p> Signup and view all the answers

"If SI = 1000H, what does MOV [SI], BH do?"

<p>writes byte of data from BH into memory location 1000H (B)</p> Signup and view all the answers

"The instruction MOV DS:[2000H], AL"

<p>&quot;is illegal, not allowed&quot; (D)</p> Signup and view all the answers

What is the starting and ending address of the segment located by the segment register value, 1000H?"

<p>&quot;10000H,1FFFFH&quot; (D)</p> Signup and view all the answers

Which of the following segments:offset combinations points to a common physical memory address? a) A1B2:000C, b) A1B0:200C, c) A1B0:002C, d) A1B1:001C

<p>a, c and d (D)</p> Signup and view all the answers

In protected mode, a selector value gives the following segment information EXCEPT

<p>ending address (B)</p> Signup and view all the answers

The first 1-Mbyte of memory is called the ________ memory system

<p>(d)both b and c (D)</p> Signup and view all the answers

One must never use the segment registers as data registers to hold arbitrary values because:

<p>They should only contain segment addresses (C)</p> Signup and view all the answers

The instruction, MOV AX, 1234H is an example of

<p>immediate addressing mode (A)</p> Signup and view all the answers

Real mode memory exists at locations

<p>00000H-FFFFFH (C)</p> Signup and view all the answers

This addressing mode uses a register to hold the actual address that identifies either the source or the destination to be used in the data transfer.

<p>Indirect (A)</p> Signup and view all the answers

In real mode, which physical address is accessed by the segment-offset combination 0CD1:02E0

<p>0CFF0H (A)</p> Signup and view all the answers

In protected mode, access to the segment is allowed if

<p>Both a and b (D)</p> Signup and view all the answers

The instruction, MOV AX,[BX] is an example of

<p>Register indirect addressing mode (C)</p> Signup and view all the answers

_____moves a byte or word between a memory location and a register.

<p>Register Relative</p> Signup and view all the answers

_____ moves a byte or word between a register and memory location addressed by an index or base register plus displacement.

<p>Register Relative Addressing</p> Signup and view all the answers

____ moves a byte or word between a register and memory location addressed by a base register (BP or BX) plus an index register (DI or SI)

<p>Based Index Addressing</p> Signup and view all the answers

_____ should be added to the starting address to get the ending address.

<p>Offset</p> Signup and view all the answers

An ADD instruction stores a value 7308H at offset value 9F71H. If the computed address is 7CB31H, what is the starting address? assume real mode

<p>72BC0</p> Signup and view all the answers

Given the following: TM = 036H, EBP 106B C443H, ESI = A34C 6181H, EDI = 8BED C437H Suppose that DS = 0044H, What will be the address/es accessed by the instruction MOV TM[EBP][EDI+ECH], SI, assuming protected mode?

<p>D2D69315</p> Signup and view all the answers

Suppose that DS = B9DC, SS = F7CA, ES = AB32, AX = DC5, DI = 8E9, BX = D98, BP = 2CE, SI = 97D, Var1=12A and Var2=D32. Determine the content of the destination after executing the instruction MOV CX....

<p>4FDCH</p> Signup and view all the answers

Flashcards

Immediate Mode

Addressing mode where the operand value is directly specified in the instruction.

Intersegment Jump

A jump to any memory location within the entire memory system, bypassing segment boundaries.

Direct Mode

Addressing mode where the effective address of the memory location is directly part of the instruction.

Register Indirect Addressing Mode

Addressing mode where a register holds the address to be accessed.

Signup and view all the flashcards

TI=0 in Descriptor Tables

Indicates a selector that selects from the Global Descriptor Table.

Signup and view all the flashcards

Offset Address

Selects a location within the 64K byte memory segment.

Signup and view all the flashcards

Addressable Memory

32-bit microprocessors can address up to 4GB of memory in protected mode.

Signup and view all the flashcards

Real Mode End Address

In real mode, a memory segment that begins at 10000H will end at 1FFFFH.

Signup and view all the flashcards

Indirect Addressing

Addressing mode that uses a register to hold the memory address for data transfer.

Signup and view all the flashcards

Register Relative Addressing

Moves data between (memory location and a register), calculated using index or base register plus displacement.

Signup and view all the flashcards

Study Notes

  • In stack memory addressing modes, the low-order 8 bits are placed in the location addressed by SP.
  • Immediate Mode is the addressing mode where the operand value is directly specified.
  • The instruction MOV AX, 2020H uses Immediate Addressing Mode and moves 16 bits of information.
  • A descriptor describes the location, size, boundaries, and access rights of a memory segment.
  • An intersegment jump is a jump to any memory location within the entire memory system.
  • With DS = 1A00H and ECX = 00002000H, the memory location addressed in real mode Core2 is 0001C000H.
  • With DS = 1000H, SS = 2000H, BP = 1000H, and DI = 0100H, MOV AL,[BP+DI] accesses memory address 21100H in real mode.
  • Direct Mode is an addressing mode where the effective address of the memory location is visibly part of the instruction.
  • "MOV DX, [BX+04]" and "MOV AX, [BX]" are examples of register Indirect Addressing Mode.
  • If memory locations 00390H through 00393H contain 9A, 76, 65, and 1F respectively, and DS = 0030H and SI = 0090H and BP = 0002H, then for MOV AX,[SI+1], AX contains 769AH, for MOV AX,[SI][BP] AX contains 1F65H.
  • The selector selects the descriptor from a descriptor table.
  • With CS = 2000H and IP = 1000H, the memory address of the next instruction executed by the microprocessor is 21000H.
  • A memory segment that begins at AB208000H and ends at AC20AFFFH, is a writable 32-bit data segment growing upward with privilege level set at 2nd highest and not accessed, is coded with values 02, 10, 00, 80, 20, B2, D0, and AB.
  • If a descriptor has Base = 23000000H, Limit = 012FFH, and G = 1, the described segment ends at 242FFFFFH.
  • In Real Mode, a memory segment that begins at 10000H will end at 1FFFFH.
  • The DOS operating system requires the microprocessor to operate in real mode.
  • In protected mode memory, protection is implemented by restricting access to memory segments using privilege levels.

Descriptor Tables

  • When TI=0, TI is A global descriptor table.

Memory Segments

  • The offset address selects any location within the 64K byte memory segment.
  • 32-bit microprocessors operating in protected mode can address up to 4GB of memory.
  • To form a physical memory address, segment register contents are added to 16-bit offset address shifted left by 4 positions and operated using one of the addressing modes.
  • If CS contains 2001H and IP contains 007CH, the physical memory location accessed for the next instruction is 2008CH.
  • For the 80286-Core processors, the protected mode memory exists at locations 000000H-FFFFFFH.
  • The instruction MOV AX,[BX] is an example of register indirect addressing mode.
  • The physical address accessed by segment:offset combination A359:B3FD is AE98D.
  • The IP register contains the location where the next instruction in the code segment should be fetched.
  • The 80286 could be operated in protected mode but with only a 24-bit address bus.
  • If SI = 1000H, then MOV [SI], BH writes a byte of data from BH into memory location 1000H.
  • The instruction MOV DS:[2000H], AL is illegal and not allowed.
  • If the segment register value is 1000H, the starting address of the segment is 10000H and the ending address is 1FFFFH.
  • Segments offset combinations that point to A common physical memory address are a) A1B2:000C, c) A1B0:002C, and d) A1B1:001C.
  • In protected mode, a selector value gives the following segment information EXCEPT the ending address.
  • The first 1-Mbyte of memory is called both conventional and real mode.
  • The segment registers must never be used as data registers to hold arbitrary values as they should only contain segment addresses.
  • The instruction MOV AX, 1234H is an example of immediate addressing mode.
  • Real mode memory exists at locations 00000H-FFFFFH.
  • Indirect addressing mode uses a register to hold the actual address that identifies either the source or the destination to be used in the data transfer.
  • In real mode, the physical address accessed by the segment-offset combination 0CD1:02E0 is OCFF0H.
  • In protected mode, access to the segment is allowed if RPL = DPL.
  • The instruction MOV AX, [BX] is an example of register indirect addressing mode.
  • Register Relative moves a byte or word between a memory location and a register.
  • Register Relative Addressing moves a byte or word between a register and memory location addressed by an index or base register plus displacement.
  • Based Index Addressing moves a byte or word between a register and memory location addressed by a base register (BP or BX) plus an index register (DI or SI).
  • To get the ending address, the offset should be added to the starting address.
  • If an ADD instruction stores a value 7308H at offset value 9F71H, and the computed address is 7CB31H, assuming real mode, the starting address is 72BC0.
  • If TM = 036H, EBP = 106B C443H, ESI = A34C 6181H, EDI = 8BED C437H, and DS = 0044H, then the address/es accessed by the instruction MOV TM[EBP][EDI+ECH], SI, assuming protected mode is D2D69315.
  • If DS = B9DC, SS = F7CA, ES = AB32, AX = DC5, DI = 8E9, BX = D98, BP = 2CE, SI = 97D, Var1=12A and Var2=D32, after executing the instruction MOV CX, the content of the destination is 4FDCH.

Studying That Suits You

Use AI to generate personalized quizzes and flashcards to suit your learning preferences.

Quiz Team

Related Documents

More Like This

Microprocessor Addressing Modes Quiz
10 questions
Computer Organization Quiz
18 questions
Memory Access & Addressing Modes
5 questions
Use Quizgecko on...
Browser
Browser